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Abstract—Constant evolution of norms and applications,
usually implemented on system-on-chip (SOC), increases ar-
chitecture performance and exibility requirements. Current
architectures are consequently becoming more complex and
difcult to develop. One of the solutions is to develop design
frameworks based on high-level architecture description lan-
guages (ADL). These ADLs are useful for a rapid description of
the hardware that should be implemented on an architecture.
Designers can use ADL for the development of generic front-
end tools. Our framework aims at designing dynamically
recongurable architecture with the help of an ADL. This
paper presents xMAML, an architecture description language
dedicated to the instantiation of dynamically recongurable
heterogeneous computing units. From this ADL, a synthesizable
model is produced after exploration, simulation and validation
phases. As proof of concept, exploration for a WCDMA receiver
on two dynamically recongurable architectures is presented.
Keywords-ADL; dynamic reconguration;
I. INTRODUCTION
New kind of system-on-chip (SoC) architectures are re-
quired to face the constant increase in application per-
formance requirements. Moreover, the evolution of norms
and applications makes necessary the use of new scalable
architectures. In the last few years, the most widespread
issue used by researchers was to design new architectures
with the help of development frameworks based on high-
level architecture description languages (ADL). Currently,
ADLs are widely used in the design of processor architec-
tures, and some of them permit to develop homogeneous
multiprocessor architectures. These methodologies permit
fast design of both applications and architectures. Firstly,
ADLs allow fast description of the resources which compose
the architecture, and provide information which can be used
by front-end tools. These front-ends are generic and support
ideally all architectures described by the ADL. Secondly, due
to the fast design cycle, an ADL model allows to quickly
explore the characteristics of the architectures under design,
and to verify the application constraints.
In order to cope with exibility, SoCs include more and
more recongurable blocks, allowing longer lifetime of the
architectures (by permitting update) and adaptability to new
applications (by the way of reconguration). One of the main
problem comes with the costs overhead due to the congura-
tion process. One solution consists in the use of dynamically
recongurable architectures in order to reduce the required
die size and to improve the architecture usage. The design
space of such architectures [2] is very large, and designing
a Dynamically Recongurable Architecture (DRA) is long
and error prone. Applying the ADL based methodologies is
then a promising solution. DRAs are parallel architectures
composed of arrays of heterogeneous resources (such as
logic blocks, memories, processor cores, . . . ), and can be
expressed by some ADLs. Currently, ADLs cannot handle
the specic part of DRA, i.e. the reconguration process.
xMAML (extended MAML) is based on MAML language
[1] (MAchine Markup Language) which is particularly pow-
erful for the description of massively parallel processor
architectures. As an extension of this ADL, we add new
concepts in order to support heterogeneous and dynamically
recongurable hardware resource description. In this paper,
we present the ADL xMAML which aims at describing
dynamically recongurable architecture, hence giving the
possibility to explore several architecture models designed
with dynamic reconguration capability.
The remainder of the paper is organized as follows.
Section II describes related works on architecture description
languages. Since these ADLs were developed for processor
architectures, we present advantages and drawbacks
of several approaches. We motivate in this section the
choice of our ADL. Section III presents our contribution
on the MAML language. More precisely, we present
the modications and extensions developed to support
dynamic reconguration. Results of the implementation
of a WCDMA receiver targeting a FPGA modeled with
xMAML and a coarse-grain dynamically recongurable
processor model are discussed Section IV. Finally, Section
V sums up this paper and introduces future works.
II. RELATED WORKS
Architecture description languages (ADL) are used for
fast modeling of hardware architecture resources such as
general-purpose processors (GPP) or specialized processor.
They are also used as an input for design and compilation
tools, and hence permitting the generation of customized
compilers or the generation of simulation and synthesis
specications [9]. Furthermore, depending on the level of
abstraction, it is possible to quickly explore power consump-
tion, performances or to simulate the described architecture.
Three categories depending on the level of abstraction of the
architecture specication can be identied.
Structural ADLs (e.g. MIMOLA [3], UDL/I [10]) consist
in the description of architectures mainly at the Register
Transfer Level (RTL). This kind of hardware description
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is comparable to VHDL or Verilog languages. Structural
ADLs are useful for concrete structural description of the
architecture, which allows to control the quantity of used
resources with a good precision. Nevertheless, when the
architecture is very complex, the architecture specication
becomes difcult, because of the amount of resources to
describe. This is also a problem when the architecture has
to be explored or simulated. Since a lot of details are
represented at this level, simulation time can become very
high.
At the opposite, the second category corresponds to
behavioral ADLs (e.g. nML [6], ISDL [7]) which enable
the specication of an architecture using a set of instruction
semantics. The fast description of an architecture is allowed
by ignoring the structural hardware details. Designers can
then focus on the functionality of the architecture, and the
exploration process and simulation performances are hence
faster. Nevertheless, when generating the architecture, the
amount of hardware resources produced is hard to control.
The evaluation and simulation are also less accurate than in
structural ADLs since no information on hardware structure
are provided.
Finally, mixed ADLs (MAML [1], ARMOR [5]) allow
model specications between behavioral and structural rep-
resentation. These languages consist in extending the behav-
ioral ADLs with low-level hardware resources specication
on some essential parts. Mixed ADLs constitute a trade-
off between fast and simple description from behavioral
ADLs and precision of the description of structural ADLs.
This approach is well suited for the denition of specialized
processors that require some specic parts to be optimized,
while keeping the evaluation of the whole architecture
simple and fast.
To the best of our knowledge, no ADLs have been
developed for the specication of heterogeneous dynami-
cally recongurable architecture. Some research was pre-
viously made on recongurable architecture development
frameworks which include ADLs specication languages.
However, they are either dedicated to FPGAs and do not
manage dynamic reconguration, such as the MADEO [13]
framework or VPR tool [4], or to massively parallel pro-
cessors, such as the MAML [1] framework. We propose an
ADL enabling the description of dynamically recongurable
architecture models from FPGAs to recongurable proces-
sor. We believe that a mixed ADL is perfectly suitable for
this recongurable architecture description.
III. XMAML: ADL EXTENSION FOR DYNAMIC
RECONFIGURATION
In order to provide dynamic reconguration specication
on an ADL, some new concepts have to be introduced. These
concepts should enable the specication of
• Partial reconguration: as we intend to model dynami-
cally recongurable architecture, we should support the
partial conguration process;
• Management of heterogeneity: current dynamically re-
congurable architectures are heterogeneous and embed
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Figure 1. Development process of a dynamically recongurable architec-
ture dedicated to an application
a lot of resources. They are composed of several
kinds of resources such as logic cells for hardware
acceleration, embedded processor, memory, etc. At this
level, we should support the denition of the granu-
larity of the architecture (i.e. ne-grain or coarse-grain
architectures);
• Preemption mechanism: new approach in recong-
urable computing intends to manage the dynamic re-
conguration as a preemption of tasks. This corre-
sponds to the preemption of a task described in hard-
ware and will require ad-hoc mechanisms to be usable
and realistic [12];
• Management of the number of possible congurations:
the dynamic reconguration requires to manage several
bitstreams.
Fom our point of view, the design ow of a new dy-
namically recongurable architecture is divided into two
ows. First, the architecture design ow on the right (Fig.
1) starts with the high-level description of the architecture
from a specication on parameters and constraints of the
reconguration processes. When the exibility, dynamicity
and performance parameters have been explored, tested and
approved, an RTL model can be automatically generated
from the ADL. In parallel, the application ow (Fig. 1
left) follows the traditional design ow and generates a
conguration bitstream depending on the application to
implement and on the target architecture.
A. MAML: basis ADL of xMAML
The MAML language is developed for the description
of massively parallel architecture. Therefore, the language
includes mechanisms for the description of homogeneous
arrays. MAML is used for the description of architectural
parameters useful to front-end tools such as synthesizer, par-
titioning, ordering and task allocation methodology. Further-
more, extracted information from the MAML architecture
description can be used for simulation purpose.
The MAML syntax is based on the XML language. A
MAML description consists in two levels of abstraction: a
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high description level and a register transfer level (RTL).
1) At the RT level, it is possible to specify the complete
structure of a processing element (PE). An architecture
is then a precise description of the internal resources
including functional units, storage elements (control/-
data registers, local memories, instruction memories,
FIFO, etc.), internal connections, instructions (instruc-
tion codes, functionality, SIMD capabilities).
2) The MAML specicity comes from the concepts
which have been developed to specify massively paral-
lel processors. Few parameters are needed to automat-
ically produce the whole architecture. For example,
it is necessary to specify the size of the processing
matrix and the interconnection scheme for all PEs
which belong to the same matrix.
All these features allow to rank MAML as a powerful
tool for massively parallel processor architecture description.
However, this ADL is not adapted to the specication of any
other kind of dynamically recongurable architectures.
B. xMAML: Extended MAML for Dynamic Reconguration
Our contribution to the extension of the MAML languages
deals with the specication of dynamically recongurable
architectures as dened at the beginning of Section III. This
is achieved by the introduction of three main concepts.
1) First, the interconnection network has to be exible
enough to allow communications between any kind of
computing resources.
2) Secondly, it is necessary to split the architecture into
several conguration areas. This allows to partially and
quickly recongure the architecture.
3) Finally, reconguration time and reconguration con-
trol has to be improved in order to support today’s
application performance requirement.
In order to optimize the reconguration time and to
support preemption, a multiple context [8], [11] approach
is used as reconguration model. The interested reader can
refer to [14] for more information on the reconguration
mechanisms implemented.
A xMAML description of a DRA is possible through
the specication of a few basic elements, which allows
the specication of a huge variety of architectures. Fig. 2
shows the architecture model composed of I/O units (IOu),
interconnection units (Iu), computing units (Cu) and multi-
context units (Ru). Each unit can be specied through
the xMAML language and thus be generated as a HDL
description. The computing units, also called Processing
Elements, can be implemented from a library and are either
ne-grained or coarse-grained units.
The exibility of the interconnection network is achieved
thanks to the denition of a new exible connection re-
source. A connection resource is the hardware implemented
to enable communications between PEs. Indeed, the connec-
tion scheme used in MAML is very powerful, but can only
be applied for homogeneous parallel processors. This is due
to the fact that each PE which composes a matrix has the
same connection scheme as the others. This is not the fact
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Figure 2. Example of the generic architecture model composed of I/O units
(IOu), interconnection units (Iu), computing units (Cu) and multi-context
units (Ru)
for heterogeneous architectures. The new interconnection
resource allows the specication of the reconguration time,
whose value changes the number of necessary resources for
the reconguration (RecongurationTime). Then, the port
numbers and types of connection enable to extract the
necessary features for the routing tools (DBPorts and PEle-
mentsPorts). Finally, the parameter AdjacencyMatrix allows
restriction on the connection possibility of one communi-
cation port. Fig. 3 gives an example of an interconnection
resource modeled in xMAML.
1 <PEInterconnectDyRIBox name="DB">
2 <ReconfigurationTime cycle="1"/>
3 <DBPorts>
4 <Inputs number="4" bitwidth="8" />
5 <Outputs number="4" bitwidth="8" />
6 </DBPorts>
7 <PElementsPorts>
8 <Inputs number="1" bitwidth="8" />
9 <Outputs number="1" bitwidth="8" />
10 </PElementsPorts>
11 <AdjacencyMatrix>
12 <DOutput idx="0" row="01111" />
13 ...
14 <POutput idx="0" row="11110" />
15 </AdjacencyMatrix>
16 </PEInterconnectDyRIBox>
Figure 3. Example of the xMAML description of an interconnection
resource
As soon as a computing area resumes the execution of its
task, it is important to immediately recongure the corre-
sponding resources without disturbing the other computing
areas of the architecture. This corresponds to the partial
reconguration process. xMAML allows the specication of
reconguration area by the denition of the domain concept
(Fig. 4). In such a domain, all the processing elements be-
long together to one reconguration path. However, it is pos-
sible to merge several domains together in order to compose
one reconguration area thus allowing the implementation
of large tasks. It is important to notice that computing areas
and reconguration areas are completely independent. A
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computing path can cover several reconguration domains.
Each conguration domain is independent and can be cong-
ured alone, while the other domains remain unchanged. The
designer has the possibility to specify some parameters in
order to prevent the generation of some specic capabilities
of the architecture as preemption, partial reconguration or
interruption. Fig. 4 shows a description of a domain where
the concept dedicated to dynamic reconguration are speci-
ed (preemption, partialReconguration, confBusWidth) for
the specication of the conguration bus size and IRPrior-
ityLevel for the specication of the number of interruption
and priority which can be managed by the reconguration
manager). Furthermore, static communications are specied
in the InternalConnections between resources instantiated by
the Instantiation area or ElementPolytopRange area.
1 <DBDomain name="DPR_1" >
2 <ReconfigurationParameters preemption="disable"
domainCtrl="shared" partialReconfiguration="
enable" IRPriorityLevel="3" taskNumber="10"
confBusWidth="8"/>
3 <Interconnect type="manual" >
4 <Instantiation name="MultBus" instanceOf="DBox"/>
5 <InternalConnections>
6 <MultBus:in(1) = DataMem1:output_0(0:15)/>
7 <MultBus:in(2) = DataMem2:output_0(0:15)/>
8 ...
9 <AG4:output_0(0:15) = DataMem4:input_0(0:15)/>
10 </InternalConnections>
11 </Interconnect>
12 <ElementsPolytopeRange>
13 <MatrixA row = " 1 0"/>
14 ...
15 <VectorB value = " 4"/>
16 </ElementsPolytopeRange>
17 </DBDomain>
Figure 4. Example of the xMAML description of a reconguration domain
Finally, the specication of the PE interfaces is also
needed in order to generate the specic hardware dedicated
to the implementation of the dynamic reconguration. The
specication of the ports dedicated to the reconguration are
particularly necessary since the ports CongIn, CongAddr
and RW from the description of a logic block of the example
of the Fig. 5.
1 <PEInterface name="clb">
2 <Reconfiguration cycle="16" bits="16" preemption="no
"/>
3 <IOPorts>
4 <Port name="luti0" bitwidth="1" direction="in" type
="data" />
5 ...
6 <Port name="ConfigIn" bitwidth="1" direction="in"
type="RAMConfIn"/>
7 <Port name="RW" bitwidth="1" direction="in" type="
RAMConfEn"/>
8 <Port name="ConfigAdre" bitwidth="4" direction="in"
type="RAMConfAddr"/>
9 </IOPorts>
10 </PEInterface>
Figure 5. Example of the xMAML description of a PE interface
By adding the above properties to the MAML language
it is possible to explore the main characteristics of an
architecture from the point of view of reconguration. We
focus only on this point since lot of works intends to explore
more classical parameters (such as execution time or area).
C. Exploration on the parameters
From the ADL description, exploration is made easier and
faster than using a low-level description. In the context of
DRA, we have explored the inuence of the dynamic recon-
guration on area, power and timing constraints. The param-
eters of the exploration handled are the estimation of recon-
guration resources, the reconguration area overheads, the
reconguration time, the estimation of the preemption cost,
the management of the reconguration. The reconguration
resource is the hardware needed to store the future context of
the computing resource. The underlying architecture model
offers a great exibility on the interconnect structure of the
platform. In order to make faster evaluation, we have pre-
characterized the interconnect and extracted related costs and
performances.
1) Exploration on Flexible Interconnect: Interconnection
resources have been synthesized with different parameters
such as the data size and the number of possible connection
on one output. The inuence of these parameters on silicon
area (Fig. 6) and power (Fig. 7) are presented. First, for
both area and power, the normalized value for data size
of 16, 32 and 64 bit-width gives the same results. For
large data bit-width, the impact of the implementation of
reconguration processes is directly proportional to the data
size. The normalized value are given in terms of area or
power for one bit.
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Figure 6. Inuence of IO bit-width on normalized area
For smaller data bit-width, the area normalized to one
bit is even more signicant when the data size is smaller.
In conclusion, it is more efcient, from an area point-of-
view, to route large data, than to route signals bit by bit.
The inuence of the number of possible connections on one
output increases the silicon area proportionally to the data
bit-width. This parameter, which represents the exibility of
the interconnection blocks, has an impact depending on data
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size. A trade-off between hardware costs and exibility has
then to be taken into account.
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Figure 7. Inuence of IO bit-width on power consumption
Power analysis in Fig. 7 shows that, for data bit-width less
than 16 bits, the normalized power is even more signicant
when the the data bit-width is smaller. As for the area,
driving large data is more energy efcient. The difference
lies here in the power consumption of wide possible connec-
tions on one output. Unlike silicon area, exploration shows
that, in this case, power is more efcient when less possible
connections are computed for larger bit-width.
These results show that a good trade-off between power
consumption and silicon area is achieved when the intercon-
nection resources interconnect as few as possible connection
and on the largest data bit-widths.
In order to estimate the reconguration time, it is neces-
sary to compute the bitstream size required to recongure the
interconnection resources. Each output of an interconnection
resource is controlled by one scanpath register [14] . Its
value selects the right multiplexer input to connect to the
output. The bitstream size for an interconnection block
composed of Nboutput outputs is equal to
NbconfInterco =
Nboutput−1∑
n=0
!log2(In)" (1)
where In is the number of inputs that can be connected to
output n.
2) Exploration of global parameters: At this level, the
main objectives are to determine the size of the conguration
data and the number of conguration domains. Choosing
the architecture of a processor element (PE) determines the
required number of conguration bits NbconfPE . Then, the
exploration on the interconnect estimates the number of
bits required by the interconnect NbconfInterco (eq. 1). The
designer, according to his application requirements, species
the size of the architecture (i.e. the number of PE required).
For an architecture composed of NPE PEs and NDB in-
terconnection blocks, the total number of conguration bits
is
Bs = NPE ×NbconfPE +NDB ×NbconfInterco (2)
Bs is the bitstream size in bits of the recongurable architec-
ture. This parameter determines the size of the conguration
memory required.
Therefore, the time to recongure the architecture is equal
to
treconf =
Bs
CBW
× tmemory (3)
where CBW is the conguration bus width and tmemory is
the access time of the conguration memory delivering data
of width CBW . CBW is estimated at the same time that
the number of domains nD required according to timing
constraints. nD is estimated from the time required to
recongure the whole architecture and the available time
between each conguration requirement (taRt) which is
application dependent.
nD =
treconf
taRt
=
Bs
CBW
× tmemory
taRt
(4)
For example, the exploration could make possible the
automatic area splitting, or the automatic generation of the
domains.
By giving a timing constraint, it is easy to determine the
reconguration bitstream size of the described architecture
and to determine the bitstream propagation time. Thus, in
case of too restrictive timing constraint, it is possible to
split the architecture in as many reconguration domains
as necessary.
3) Inuence of preemption on resource costs: The recon-
guration resources can be used for preemption purpose.
That means that it is possible to stop and to extract the
current context for a future reconguration. This extraction
uses the same resources as the ones for the conguration
at the cost of a more complex interconnect. Preemption
implementation has an impact on silicon costs. The preemp-
tion mechanism can be automatically generated from the
xMAML description of the architecture. This mechanism
includes the use of scanpath registers as in circuits with
Design For Testability. This hardware solution costs around
10% more resources than a classical register, but allows to
extract the contexts at any time.
Preemption requires the same amount of time than the
reconguration and uses the same resources. Implementing
preemption divides the available time between each cong-
uration taRt by a factor 2.
4) Automatic generation of the architecture: Once each
exploration parameter has been validated, the VHDL RTL
architecture model is automatically generated which includes
both computing resources and reconguration control re-
sources.
IV. CASE-STUDY
In this section, we present the implementation of a Wide-
band Code Division Multiple Access (WCDMA) receiver
on an embedded FPGA based on the xMAML model of a
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Xilinx XC4000 CLB [17] and on the xMAML model of the
recongurable processor DART [16]. Both implementations
will be explored in order to determine the best implementa-
tion solution.
A. WCDMA Presentation
WCDMA is a high-speed transmission protocol used
in third generation mobile communication systems, and is
considered as a complex application. It is based on the
CDMA access technique where all data sent within a channel
and for a user have to be coded with a specic code to be
distinguished from the data transmitted in other channels
[15]. The number of codes is limited and depends on the
total capacity of the cell, which is the area covered by a
single base station. To be compliant with the radio interface
specication, each channel must achieve a data rate of at
least 128kbps. The theoretical total number of concurrent
channels is 128. As in practice only about 60% of the
channels are used for user data, the WCDMA base-station
can support 76 users per channel. The WCDMA application
executed on the recongurable architectures consists in the
execution of three main tasks: FIR (Finite Impulse Response)
lter, Searcher, Rake Receiver. Within a WCDMA receiver,
real and imaginary parts of the signal received on the antenna
after demodulation and analog-to-digital conversion, Sr(n),
are ltered by an FIR shaping lter. Since the transmitted
signal reects in obstacles like buildings or trees, the receiver
gets several replica of the same signal with different delays
and phases. By combining the different paths, the decision
quality is drastically improved. Consequently, the Rake Re-
ceiver combines the different paths extracted by the Searcher
block in order to improve the quality of the symbol decision.
Each path is computed inside the Rake Receiver by a nger
which correlates the received signal by a spreading code
aligned with the delay of the multi-path signal. In our case, a
maximum number of 6 ngers is considered. The decision is
nally achieved on the combination of all these widespread
paths. The bandwidth of the transmitted signal is equal to 5
MHz. The frequency of the code corresponding to the chip
rate (Fchip) is xed to 3.84 MHz. One slot is composed
of 256 chip data. Registers are used to pipeline data while
FIR, Searcher or Rake Receiver compute the result for one
slot. The computing time available for the three functions is
therefore tslot = 66.6 µs between the computation of two
consecutive slots. The FIR and the Searcher requires 1024
samples, while one Finger of the Rake Receiver computes
256 samples.
In a rst section, we will explore the hardware resources
needed to implement a dynamically recongurableWCDMA
decoder on an embedded FPGA, and in a second section, the
hardware resources needed for the same application on the
dynamically recongurable processor DART.
B. Exploration of the implementation on an embedded
FPGA xMAML model
An FPGA architecture allows to implement any kind
of logical equation realized by logical blocks (CLB for
Congurable Logic Bloc for Xilinx architectures). Each
logic block contains some Look up tables (LUT) and ip-
ops. We designed an embedded FPGA based on the CLB
of the Xilinx XC4000 architecture [17] for its simplicity.
This architecture was chosen to obtain realistic results on
the WCDMA application by the use of the Xilinx synthesis
ow. As we intend to use the dynamic reconguration,
we synthesized each block of the WCDMA application on
the XC4000 architecture in order to determine the number
of logic cells required. The biggest function (Searcher)
requires a maximum of NPE = 1235 logic cells to be
implemented. This result indicates that an array of 1235
logic cells is sufcient to execute the WCDMA if we can
achieve the temporal constraints of taRt = 22.2 µs = tslot3 .
Unfortunately, as we have to switch from one function
to another, we need to implement preemption mechanisms
leading to an available time of taRt = 11.1µs for bitstream
propagation.
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Figure 8. Logic Cell of the eFPGA based on the XC4000 architecture
The logical blocks of the studied eFPGA(Fig. 8) are
composed of two 4-input LUTs and one 3-input LUT. The
LUTs can be used together or separately. Two carry-chain
functions are also included in the logical block. Each block
contains two ip-ops which can be used or bypassed. The
conguration of each cell is achieved by several multiplexers
and requires NbconfPE = 66 reconguration bits. Within
an FPGA, the connections are made at the bit-level. The
interconnection blocks are then supposed to have 24 outputs
and 16 inputs. Considering that the interconnections could
connect each input to the 24 possible outputs, 4 bits are
necessary to congure each output. The number of inputs
and outputs is parts of the exploration parameters, but are
xed here for sake of clarity. The FPGA is an array of 1235
logic cells interconnected by 1235 interconnection blocks.
Once the xMAML description is realized, it is possible to
explore the dynamic reconguration parameters.
The analysis of the xMAML description indicates that
an interconnection resource needs NbconfInterco = 96 bits
for its conguration. Therefore, Bs = 1235× (66 + 96) =
200070 bits are required for each conguration context (FIR
lter, Rake, Searcher). The conguration memory should be
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able to store 600 210 conguration bits. A typical SRAM
memory, as the one which could be used to save the contexts,
is able to read/write at a frequency of 300MHz. Therefore,
according to equation 3, 200070CBW × (300.10
6)−1 seconds are
needed to propagate the whole conguration context. nD
the number of required domains can be evaluated according
to equation 4
nD =
(300× 106)−1 · 200070CBW
11.1× 10−6
≈
60
CBW
(5)
Therefore, for a better area optimization, the conguration
bus (CBW ) should be a multiple of 4. An 8-bit width con-
guration path seems to be a good trade-off. Consequently,
for the WCDMA implementation on the eFPGA, nD = 8
reconguration domains are needed.
The second exploration phase is achieved on the intercon-
nection resources produced. Thanks to the graphs of Fig.
6 and Fig. 7, it is possible to estimate the resource costs.
Thus, the chosen parameters leads to a power dissipation of
95 mW with an area of 0.85 mm2 for the interconnection.
Compared to static resources, this corresponds to 1.45 power
overhead and 1.67 silicon area overhead for one resource.
C. Exploration of the implementation on a xMAML model
of a Recongurable Processor
The dynamically recongurable processor DART is a
coarse-grain recongurable architecture developed mainly
for 3G mobile telecommunication application domain.
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Figure 9. a DPR computing element of the DART recongurable
architecture
DART architecture is build around computing elements
called DPR (Fig. 9). Each DPR is composed of two registers,
four address decoders to access four local memories, and
four functional units (two adder/subtractor and two mul-
tipliers). The DPR is fully congurable thanks to a fully
connected multi-bus. The original architecture was xed and
it was not possible to modify the structure of the DPR.
Using an xMAML specication, it is now possible to specify
all resources in a very exible way and to explore various
architectures. A DPR reconguration is executed in either
3 or 9 clock cycles. Each DPR requires NbconfPE = 38
conguration bits. Therefore, 228 bits are needed for each
conguration of the whole DART architecture. For each
DPR, an interconnection resource supports 7 outputs and
11 inputs. Therefore, NbconfInterco = 28 conguration
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Figure 10. Exploration results for an implementation on eFPGA (a) and
DART (b)
bits are required for each interconnection. This leads to a
bitstream size of Bs = 396 conguration bits for the whole
architecture.
The WCDMA implementation on DART uses 6 DPR. On
the DART architecture, the reconguration is executed at the
same frequency as the processing frequency, which is 130
MHz for the reference design.
Considering that no preemption is required on this archi-
tecture, the number of domains is:
nD =
(130× 106)−1 · 396
CBW
22.2× 10−6
≈
0.14
CBW
(6)
Consequently, for a WCDMA implementation on DART,
only one reconguration domain is needed. CBW can be
tuned to the data size of the conguration memory, which
should be able to store at least 1188 conguration bits. The
graphs of Fig. 6 and Fig. 7 give an estimation of 96 µW for
the power consumption of the interconnect, with a total area
of 0.024 mm2. The overheads for the power and area are
respectively 1.625 and 1.825 compared to static resources.
Fig. 10 shows the comparison between the exploration on
the two target architectures (Fig. 10 (a) for the eFPGA and
Fig. 10 (b) for DART). The gure gives a qualitative esti-
mation of the performances of those architectures in terms
of power consumption, silicon area, bitstream size, impact
of dynamic reconguration and exibility. On this picture,
the smaller the gray area, the better for the corresponding
parameter except for the exibility parameter. First, the
exploration on the exibility is evaluated as the ratio between
the number of reconguration resources and the bitstream
size. As expected, the FPGA shows a good capacity to adapt
its computing resource to a large spectrum of applications
(thanks to the bit-level reconguration), which is not the fact
for the DART architecture. Power consumption and silicon
usage are estimated as the amount of resources needed
for the implementation of the algorithm and required to
support dynamic reconguration. From this point of view,
DART has an advantage because of the algorithm chosen
as proof-of-concept. These results may vary according to
synthesis results and application target. The bitstream size
is directly extracted from the xMAML analysis. This allows
to estimate exactly the conguration data size and the size of
the required conguration memory. The coarse granularity
of DART permits to reduce these parameters and requires
a smaller bitstream size. Finally, the reconguration impact
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on silicon area is estimated from the bitstream size and the
conguration register number. Due to the small data bit-
width used on FPGAs, dynamic reconguration applied on
this type of architecture has a higher impact than in the case
of DART.
Both explored architectures show advantages and draw-
backs. The exploration has allowed to specify these particu-
larities. Generally an FPGA implementation allows to keep
exibility high, but requires more silicon area and more
conguration memory than a DART implementation. The
results on area and power are better for DART which has
been developed for the 3G telecommunication domain. We
can see here that the exploration is thoroughly dependent on
the application domain, and can be signicantly simplied
by the use of the xMAML description that needs to be done
only once.
V. CONCLUSIONS
This paper has introduced a new architecture description
language for the design and the modeling of dynamically
recongurable architectures. Based on the MAML language,
originally developed for the design of massively parallel
processors, specic concepts for the description of dy-
namically recongurable architectures have been added to
the original language. Firstly, the interconnection network
description is more exible, which is necessary to connect
any kind of computing resources into a unique system.
Secondly, conguration domains were introduced to split
the architecture into several congurable areas. This concept
allows to model partial reconguration, and to introduce
mechanisms to support the implementation of preemption
mechanism.
The efciency of the methodology has been veried by
the exploration of a WCDMA application on two xMAML
architecture models. Models of an embedded FPGA and a
dynamically recongurable processor were written and some
parameters of the reconguration process (reconguration
resources, reconguration area overhead, reconguration
time, estimation of preemption cost, management of the
reconguration) have been explored.
Future works will concentrate on the study of exible
compilation tools that can target the xMAML architecture
model.
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